 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD March .2002 Ver. 4.2 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team. Precautions for Light Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of semiconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts of the surface area, the top, bottom and the sides of the chip. Follow the precautions below when using the products. 1. Consider and verify the protection of penetrating light to the IC at substrate ( board or glass) or product design stage. Always test and inspect products under the environment with no penetration of light. 2. 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 S6B1713 Specification Revision History Version 2.0 2.1 Content Neglect the more past version than version 2.0 fOSC = 16kHz (Typ.) 22kHz (Typ.): For removing flicker phenomenon Temperature coefficient (when TEMPS = L): -0.0%/C -0.05%/C Modified some syntax errors 3.0 Voltage regulator reference voltage [VREF]: TBD 2.0 Modified voltage regulator block of "Functional Description" 3.1 VLCD absolute maximum rating: 15.0V 17.0V Power consumption: 100A 80A Oscillator frequency (1): 19 (Min.) 17 (Min.), 25 (Max.) 27 (Max.) Oscillator frequency (2): 22 (Min.) 20 (Min.), 28 (Max.) 30 (Max.) Modified Y-axis values of "Pad Center Coordinates" Modified the contents of "Referential Instruction Setup Flow" Word-processor version change Modified error: pad No.113 (COMS) Y Coordinate: -1210 -1140 (after) Change VDD Range : 2.4V to 5.5V 2.4V to 3.6V Added detail information for several items Change VDD Range : 2.4V to 3.6V 2.4V to 5.5V Apr.1999 Oct.1999 Jan.2000 Mar.2001 Mar.2002 Nov.1998 Date Nov.1998 Nov.1998 3.2 3.3 3.4 3.5 4.0 4.1 4.2 2 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD CONTENTS INTRODUCTION ............................................................................................................................................ 1 FEATURES .................................................................................................................................................... 1 BLOCK DIAGRAM ......................................................................................................................................... 3 PAD CONFIGURATION ................................................................................................................................. 4 PAD CENTER COORDINATES ...................................................................................................................... 5 PIN DESCRIPTION ........................................................................................................................................ 8 POWER SUPPLY .................................................................................................................................... 8 LCD DRIVER SUPPLY ............................................................................................................................ 8 SYSTEM CONTROL................................................................................................................................ 9 MICROPROCESSOR INTERFACE .........................................................................................................11 LCD DRIVER OUTPUTS .........................................................................................................................13 FUNCTIONAL DESCRIPTION .......................................................................................................................14 MICROPROCESSOR INTERFACE .........................................................................................................14 DISPLAY DATA RAM (DDRAM) ..............................................................................................................18 LCD DISPLAY CIRCUITS .......................................................................................................................21 LCD DRIVER CIRCUIT ...........................................................................................................................23 POWER SUPPLY CIRCUITS ..................................................................................................................24 REFERECE CIRCUIT EXAMPLES ..........................................................................................................31 RESET CIRCUIT ....................................................................................................................................33 INSTRUCTION DESCRIPTION ......................................................................................................................34 SPECIFICATIONS .........................................................................................................................................48 ABSOLUTE MAXIMUM RATINGS ...........................................................................................................48 DC CHARACTERISTICS ........................................................................................................................49 REFERENCE DATA ...............................................................................................................................52 AC CHARACTERISTICS .........................................................................................................................54 REFERENCE APPLICATIONS ......................................................................................................................60 MICROPROCESSOR INTERFACE .........................................................................................................60 CONNECTIONS BETWEEN S6B1713 AND LCD PANE L .........................................................................61 TCP PIN LAYOUT (SAMPLE)..................................................................................................................66 3 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD INTRODUCTION The S6B1713 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 65 commons and 132 segments driver circuits. This chip is connected directly to a microprocessor, accepts serial or 8-bit parallel display data and stores in an on-chip Display Data RAM of 65 x 132 bits. It provides a high-flexible display section due to 1-to-1 correspondence between on-chip display data RAM bits and LCD panel pixels. And it performs display data RAM read/write operation with no externally operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components. FEATURES Driver Output Circuits - - 65 common outputs / 132 segment outputs On-chip Display Data RAM Capacity: 65 x 132 = 8,580 bits Applicable Duty Ratios Duty ratio 1/65 1/49 1/33 Microprocessor Interface - - - - - - - - - - - 8-bit parallel bi-directional interface with 6800-series or 8080-series Serial interface (only write operation) available Applicable LCD bias 1/7 or 1/9 1/6 or 1/8 1/5 or 1/6 Maximum display area 65 x 132 49 x 132 33 x 132 Function Set Various instructions sets H/W, S/W reset capable Built-in Analog Circuit On-chip oscillator circuit Voltage converter (x2, x3, x4, x5) Voltage regulator (temperature coefficient: -0.05%/C, -0.2%/C) Voltage follower Electronic contrast control function (64 steps) Operating Voltage Range Supply voltage2 (VDD): 2.4 to 5.5 V LCD driving voltage (VLCD = V0 - VSS): 4.0 to 15.0 V Low Power Consumption - - - 70 Typ. (VDD = 3V, x4 boosting, V0 = 11V, internal power supply ON) 10 Max. (during power save [standby] mode) Gold bumped chip or TCP Package Type 1 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Series Specifications Product code S6B1713A05-B0CZ S6B1713A05-B0CY S6B1713A15-B0CZ S6B1713A15-B0CY S6B1713A05-xxX0 S6B1713A05-xxXN S6B1713A15-xxX0 S6B1713A15-xxXN TEMPS pin 0 (VSS connected) 1 (VDD connected) 0 (VSS connected) 1 (VDD connected) Temperature coefficient -0.05%/C COG -0.2%/C Package type Chip thickness 670 m 470 m 670 m 470 m 670 m TCP -0.2%/C 470 m 670 m 470 m -0.05%/C * xx: TCP ordering number 2 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD BLOCK DIAGRAM SEG130 SEG131 SEG132 COM32 COM33 COM64 COMS COM1 COMS SEG1 SEG2 SEG3 : : : : VDD V0 V1 V2 V3 V4 VSS 33 COMMON DRIVER CIRCUITS 132 SEGMENT DRIVER CIRCUITS 33 COMMON DRIVER CIRCUITS SEGMENT CONTROLLER V/F CIRCUIT PAGE I/O ADDRESS CIRCUIT BUFFER COMMON CONTROLLER HPMB V0 VR INTRS T EMPS DISPLAY DATA RAM 65 X 132 = 8,580 Bits LINE ADDRESS CIRCUIT DISPLAY TIMING GENERATOR CIRCUIT V/R CIRCUIT MS CL M FRS DISP DUTY0 DUTY1 COLUMN ADDRESS CIRCUIT OSCILLATOR CLS VOUT C1C1+ C2C2+ C3C3+ DCDC5B BSTS V/C CIRCUIT STATUS REGISTER BUS HOLDER INSTRUCTION REGISTER INSTRUCTION DECODER MPU INTERFACE (PARALLEL & SERIAL) Figure 1. Block Diagram RS CS2 CS1B DB0 DB1 DB2 DB3 DB4 DB5 DB6(SCLK) DB7(SID) MI RESETB PS RW_WR E_RD 3 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 PAD CONFIGURATION 287 148 - - - - - - - - - - Y - - - - - - - - 288 147 S6B1713 (TOP VIEW) (0,0) X 324 - - - - - - - - - - 1 111 110 Figure 2. S6B1713 Chip Configuration Table 1. S6B1713 Pad Dimensions Items Chip size Pad pitch Pad No. 1 to 110 111 to 324 1 to 110 Bumped pad size 111 to 147 148 to 287 288 to 324 Bumped pad height Figure 3. COG Align Key Coordinate 30m 30m 30m 30 m 30 m 30 m 30m 30m 30m 30 m Size X 10860 90 70 56 108 50 108 17 (Typ.) 114 50 108 50 Y 2920 Unit m 1 to 324 Figure 4. ILB Align Key Coordinate(with Gold Bump *) 42m 108m 108m 42m (+5065, +1317) 108 m 108 m (-5065, +1302) * When designing electrode pattern must be prohibited on this area (ILB Align Key). If electrode pattern is used for routing over this area, it can be happened pattern-short through gold bump pattern on ILB Align Key. 60 m (-5060, -1180) 42 m 42 m (+5060, -1180) 4 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD PAD Center Coordinates Table 2. Pad Center Coordinates [Unit: m] No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Name DUMMY DUMMY FRS M CL DISP VSS CS1B CS2 VDD RESETB RS VSS RW_WR E_RD VDD DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 VSS VDD VDD VDD DUTY0 DUTY1 VSS MS CLS VDD MI PS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VDD VDD VDD VDD X -4905 -4815 -4725 -4635 -4545 -4455 -4365 -4275 -4185 -4095 -4005 -3915 -3825 -3735 -3645 -3555 -3465 -3375 -3285 -3195 -3105 -3015 -2925 -2835 -2745 -2655 -2565 -2475 -2385 -2295 -2205 -2115 -2025 -1935 -1845 -1755 -1665 -1575 -1485 -1395 -1305 -1215 -1125 -1035 -945 -855 -765 -675 -585 -495 Y -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 No. 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 Name VDD VDD VDD VDD VDD VDD VOUT VOUT VOUT VOUT C3+ C3+ C3+ C3+ C3C3C3C3C1+ C1+ C1+ C1+ C1C1C1C1C2+ C2+ C2+ C2+ C2C2C2C2VSS VSS VR VR V0 V0 V1 V1 V2 V2 V3 V3 V4 V4 VSS VSS X -405 -315 -225 -135 -45 45 135 225 315 405 495 585 675 765 855 945 1035 1125 1215 1305 1395 1485 1575 1665 1755 1845 1935 2025 2115 2205 2295 2385 2475 2565 2655 2745 2835 2925 3015 3105 3195 3285 3375 3465 3555 3645 3735 3825 3915 4005 Y -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 No. 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 Name BSTS DCDC5B VDD HPM INTRS VSS TEMPS VDD DUMMY DUMMY DUMMY DUMMY COMS COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 COM25 COM26 COM27 COM28 COM29 COM30 COM31 COM32 DUMMY DUMMY DUMMY DUMMY DUMMY X 4095 4185 4275 4365 4455 4545 4635 4725 4815 4905 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 5271 4865 4795 4725 Y -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1336 -1280 -1210 -1140 -1070 -1000 -930 -860 -790 -720 -650 -580 -510 -440 -370 -300 -230 -160 -90 -20 50 120 190 260 330 400 470 540 610 680 750 820 890 960 1030 1100 1170 1240 1301 1301 1301 5 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Table 2. Pad Center Coordinates (Continued) [Unit: m] No. 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 Name DUMMY SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 X 4655 4585 4515 4445 4375 4305 4235 4165 4095 4025 3955 3885 3815 3745 3675 3605 3535 3465 3395 3325 3255 3185 3115 3045 2975 2905 2835 2765 2695 2625 2555 2485 2415 2345 2275 2205 2135 2065 1995 1925 1855 1785 1715 1645 1575 1505 1435 1365 1295 1225 Y 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 No. 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 Name SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63 SEG64 SEG65 SEG66 SEG67 SEG68 SEG69 SEG70 SEG71 SEG72 SEG73 SEG74 SEG75 SEG76 SEG77 SEG78 SEG79 SEG80 SEG81 SEG82 SEG83 SEG84 SEG85 SEG86 SEG87 SEG88 SEG89 SEG90 SEG91 SEG92 SEG93 SEG94 SEG95 SEG96 SEG97 SEG98 SEG99 X 1155 1085 1015 945 875 805 735 665 595 525 455 385 315 245 175 105 35 -35 -105 -175 -245 -315 -385 -455 -525 -595 -665 -735 -805 -875 -945 -1015 -1085 -1155 -1225 -1295 -1365 -1435 -1505 -1575 -1645 -1715 -1785 -1855 -1925 -1995 -2065 -2135 -2205 -2275 Y 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 No. 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 Name SEG100 SEG101 SEG102 SEG103 SEG104 SEG105 SEG106 SEG107 SEG108 SEG109 SEG110 SEG111 SEG112 SEG113 SEG114 SEG115 SEG116 SEG117 SEG118 SEG119 SEG120 SEG121 SEG122 SEG123 SEG124 SEG125 SEG126 SEG127 SEG128 SEG129 SEG130 SEG131 SEG132 DUMMY DUMMY DUMMY DUMMY DUMMY DUMMY COMS COM64 COM63 COM62 COM61 COM60 COM59 COM58 COM57 COM56 COM55 X -2345 -2415 -2485 -2555 -2625 -2695 -2765 -2835 -2905 -2975 -3045 -3115 -3185 -3255 -3325 -3395 -3465 -3535 -3605 -3675 -3745 -3815 -3885 -3955 -4025 -4095 -4165 -4235 -4305 -4375 -4445 -4515 -4585 -4655 -4725 -4795 -4865 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 Y 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1301 1240 1170 1100 1030 960 890 820 750 680 610 540 470 400 6 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Table 2. Pad Center Coordinates (Continued) [Unit: m] No. 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 Name COM54 COM53 COM52 COM51 COM50 COM49 COM48 COM47 COM46 COM45 COM44 COM43 COM42 COM41 COM40 COM39 COM38 COM37 COM36 COM35 COM34 COM33 DUMMY DUMMY X -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 -5271 Y 330 260 190 120 50 -20 -90 -160 -230 -300 -370 -440 -510 -580 -650 -720 -790 -860 -930 -1000 -1070 -1140 -1210 -1280 No. Name X Y No. Name X Y 7 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 PIN DESCRIPTION POWER SUPPLY Table 3. Power Supply Pin Description Name VDD VSS I/O Supply Supply Power supply Ground LCD driver supply voltages The voltage determined by LCD pixel is impedance-converted by an operational amplifier for application. Voltages should have the following relationship; V0 V1 V2 V3 V4 VSS When the internal power circuit is active, these voltages are generated as following table according to the state of LCD Bias. I/O LCD bias 1/9 bias 1/8 bias 1/7 bias 1/6 bias 1/5 bias V1 (8/9) x V0 (7/8) x V0 (6/7) x V0 (5/6) x V0 (4/5) x V0 V2 (7/9) x V0 (6/8) x V0 (5/7) x V0 (4/6) x V0 (3/5) x V0 V3 (2/9) x V0 (2/8) x V0 (2/7) x V0 (2/6) x V0 (2/5) x V0 V4 (1/9) x V0 (1/8) x V0 (1/7) x V0 (1/6) x V0 (1/5) x V0 Description V0 V1 V2 V3 V4 LCD DRIVER SUPPLY Table 4. LCD Driver Supply Pin Description Name C1C1+ C2C2+ C3C3+ VOUT DCDC5B I/O O O O O O O I/O I Description Capacitor 1 negative connection pin for voltage converter Capacitor 1 positive connection pin for voltage converter Capacitor 2 negative connection pin for voltage converter Capacitor 2 positive connection pin for voltage converter Capacitor 3 negative connection pin for voltage converter Capacitor 3 positive connection pin for voltage converter Voltage converter input / output pin 5 times boosting circuit enable input pin When this pin is low in 4 times boosting circuit, the 5-times boosting voltage appears at VOUT. V0 voltage adjustment pin It is valid only when on-chip resistors are not used (INTRS = "L"). VR I 8 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD SYSTEM CONTROL Table 5. System Control Pin Description Name I/O Description Master / Slave operation select pin - MS = "H": master operation - MS = "L": slave operation The following table depends on the MS status. OSC circuit Enabled Disabled Disabled Power supply circuit Enabled Enabled Disabled MS I MS CLS H L H or L CL Output Input Input M Output Output Input FRS Output Output Output DISP Output Output Input H L When slave mode, the CLS pin must be fixed `H' or `L' CLS I Built-in oscillator circuit enable / disable select pin - CLS = "H": enable - CLS = "L": disable (external display clock input to CL pin) Display clock input / output pin When the S6B1713 is used in master/slave mode (multi-chip), the CL pins must be connected each other. LCD AC signal input / output pin When the S6B1713 is used in master/slave mode (multi-chip), the M pins must be connected each other. - MS = "H": output - MS = "L": input Static driver segment output pin This pin is used together with the M pin. LCD display blanking control input / output When S6B1713 is used in master/slave mode (multi-chip), the DISP pins must be connected each other. - MS = "H": output - MS = "L": input Internal resistors select pin This pin selects the resistors for adjusting V0 voltage level. - INTRS = "H": use the internal resistors. - INTRS = "L": use the external resistors. V0 voltage is controlled with VR pin and external resistive divider. Power control pin of the power supply circuit for LCD driver - HPM = "H": high power mode - HPM = "L": normal mode This pin is valid in master operation. Selects temperature coefficient of the reference voltage - TEMPS = "L": -0.05%/C - TEMPS = "H": -0.2%/C CL I/O M I/O FRS O DISP I/O INTRS I HPM I TEMPS I 9 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Table 5. System Control Pin Description (Continued) Name I/O Description Selects input voltages of the built-in voltage converter BSTS BSTS I L H Voltage converter input voltage 4V VDD Remarks VDD > 4V 2.4V VDD 5.5V NOTE: Because the maximum voltage of VDD has been changed to 5.5V, we strongly recommend that BSTS pin should be fixed to "H". The LCD driver duty ratio depends on the following table DUTY1 DUTY0 DUTY1 I L L H DUTY0 L H L/H Duty ratio 1/33 1/49 1/65 10 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD MICROPROCESSOR INTERFACE Table 6. Microprocessor Interface Pin Description Name RESETB I/O I Description Reset input pin When RESETB is "L", initialization is executed. Parallel / Serial data input select input PS H L Interface mode Parallel Serial Chip select CS1B, CS2 CS1B, CS2 Data / instruction RS RS Data DB0 to DB7 SID(DB7) Read / Write E_RD RW_WR Write only Serial clock SCLK(DB6) PS I *NOTE: In serial mode, it is impossible to read data from the on-chip RAM. And DB0 to DB5 are high impedance and E_RD and RW_WR must be fixed to either "H" or "L". MI CS1B CS2 RS I Microprocessor interface selects input pin - MI = "H": 6800-series MPU interface - MI = "L": 8080-series MPU interface Chip select input pins Data / instruction I/O is enabled only when CS1B is "L" and CS2 is "H". When chip select is non-active, DB0 to DB7 may be high impedance. Register select input pin - RS = "H": DB0 to DB7 are display data - RS = "L": DB0 to DB7 are control data Read / Write execution control pin MI H RW_WR I L 8080-series /WR MPU type 6800-series RW_WR RW Description Read / Write control input pin - RW = "H": read - RW = "L": write Write enable clock input pin The data ON DB0 to DB7 are latched at the rising edge of the /WR signal. I I 11 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Table 6. Microprocessor Interface Pin Description (Continued) Name I/O Read / Write execution control pin MI MPU type E_RD Description Read / Write control input pin - RW = "H": When E is "H", DB0 to DB7 are in an output status. - RW = "L": The data on DB0 to DB7 are latched at the falling edge of the E signal. Read enable clock input pin When /RD is "L", DB0 to DB7 are in an output status. Description E_RD I H 6800-series E L 8080-series /RD DB0 to DB7 I/O 8-bit bi-directional data bus that is connected to the standard 8-bit microprocessor data bus. When the serial interface selected (PS = "L"); - DB0 to DB5: high impedance - DB6: serial input clock (SCLK) - DB7: serial input data (SID) When chip select is not active, DB0 to DB7 may be high impedance. 12 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD LCD DRIVER OUTPUTS Table 7. LCD Driver Outputs Pin Description Name I/O Description LCD segment driver outputs The display data and the M signal control the output voltage of segment driver. Display data SEG1 to SEG132 H O H L L Power save mode M H L H L Segment driver output voltage Normal display V0 VSS V2 V3 VSS Reverse display V2 V3 V0 VSS VSS LCD common driver outputs The internal scanning data and M signal control the output voltage of common driver. Scan data COM1 to COM64 H O H L L Power save mode M H L H L Common driver output voltage VSS V0 V1 V4 VSS COMS O Common output for the icons The output signals of two pins are same. When not used, these pins should be left open. In multi-chip (master / slave) mode, all COMS pins on both master and slave units are the same signal. NOTE: DUMMY - These pins should be opened (floated). 13 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 FUNCTIONAL DESCRIPTION MICROPROCESSOR INTERFACE Chip Select Input There are CS1B and CS2 pins for Chip Selection. The S6B1713 can interface with an MPU only when CS1B is "L" and CS2 is "H". When these pins are set to any other combination, RS, E_RD, and RW_WR inputs are disabled and DB0 to DB7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset. Parallel / Serial Interface S6B1713 has three types of interface with an MPU, which are one serial and two parallel interfaces. This parallel or serial interface is determined by PS pin as shown in table 8. Table 8. Parallel / Serial Interface Mode PS H L Type Parallel Serial CS1B CS1B CS1B CS2 CS2 CS2 MI H L * Interface mode 6800-series MPU mode 8080-series MPU mode Serial-mode * : Don't care Parallel Interface (PS = "H") The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by MI as shown in table 9. The type of data transfer is determined by signals at RS, E_RD and RW_WR as shown in table10. Table 9. Microprocessor Selection for Parallel Interface MI H L CS1B CS1B CS1B CS2 CS2 CS2 RS RS RS E_RD E /RD RW_WR RW /WR DB0 to DB7 DB0 to DB7 DB0 to DB7 MPU bus 6800-series 8080-series Table 10. Parallel Data Transfer Common RS H H L L 6800-series E_RD (E) H H H H RW_WR (RW) H L H L 8080-series E_RD (/RD) L H L H RW_WR (/WR) H L H L Description Display data read out Display data write Register status read Writes to internal register (instruction) 14 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD CS1B CS2 RS RW E DB Command Write Data Write Status Read Data Read Figure 5. 6800-Series MPU Interface protocol (PS="H", MI="H") CS1B CS2 RS /WR /RD DB Command Write Data Write Status Read Data Read Figure 6. 8080-Series MPU Interface Protocol (PS="H", MI="L") Serial Interface (PS = "L", MI="H" or "L") When the S6B1713 is active, serial data (DB7) and serial clock (DB6) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. Serial data can be read on the rising edge of serial clock going into DB6 and processed as 8-bit parallel data on the eighth serial clock. Serial data input is display data when RS is high and control data when RS is low. Since the clock signal (DB6) is easy to be affected by the external noise caused by the line length, the operation check on the actual machine is recommended. 15 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 CS1B CS2 SID DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 SCLK RS Figure 7. Serial Interface Timing Busy Flag The Busy Flag indicates whether the S6B1713 is operating or not. When DB7 is "H" in read status operation, this device is in busy status and will accept only read status instruction. If the cycle time is correct, the microprocessor needs not to check this flag before each instruction, which improves the MPU performance. Data Transfer The S6B1713 uses bus holder and internal data bus for Data Transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in figure 8. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in figure 9. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data. MPU signals RS /WR N D(N) D(N+1) D(N+2) D(N+3) DB0 to DB7 Internal signals /WR N D(N) D(N+1) D(N+2) D(N+3) BUS HOLDER COLUMN ADDRESS N N+1 N+2 N+3 Figure 8. Write Timing 16 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD MPU signals RS /WR /RD DB0 to DB7 N Dummy D(N) D(N+1) D(N+2) Internal signals /WR /RD BUS HOLDER COLUMN ADDRESS N N D(N) N+1 D(N+1) N+2 D(N+2) N+3 Figure 9. Read Timing 17 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 DISPLAY DATA RAM (DDRAM) The Display Data RAM stores pixel data for the LCD. It is 65-row by 132-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines and the 9th page with a single line (DB0 only). Data is read from or written to the 8 lines of each page directly through DB0 to DB7. The display data of DB0 to DB7 from the microprocessor correspond to the LCD common lines as shown in Figure 10. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker. DB0 DB1 DB2 DB3 DB4 0 1 0 1 0 0 0 1 0 0 1 0 1 1 0 ------ 0 1 0 0 1 COM1 COM2 COM3 COM4 COM5 -----LCD Display Display Data RAM Figure 10. RAM-to-LCD Data Transfer Page Address Circuit This circuit is for providing a Page Address to Display Data RAM shown in Figure 12. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 8 (DB3 is "H", but DB2, DB1 and DB0 are "L") is a special RAM area for the icons and display data DB0 is only valid. When Page Address is above 8, it is impossible to access to on-chip RAM. Line Address Circuit This circuit assigns DDRAM a Line A ddress corresponding to the first line (COM1) of the display. Therefore, by setting line address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM as shown in figure 12. It incorporates 6-bit line address register changed by only the initial display line instruction and 6-bit counter circuit. At the beginning of each LCD frame, the contents of register are copied to the line counter which is increased by CL signal and generates the Line Address for transferring the 132-bit RAM data to the display data latch circuit. However, display data of icons are not scrolled because the MPU can not access Line Address of icons. 18 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Column Address Circuit Column address circuit has a 8-bit preset counter that provides column address to the Display Data RAM as shown in figure 12. When set Column Address MSB / LSB instruction is issued, 8-bit [Y7:Y0] is updated. And, since this address is increased by 1 each a Read or Write Data instruction, microprocessor can access the display data continuously. However, the counter is not increas ed and locked if a non-existing address above 84H. It is unlocked if a column address is set again by set Column Address MSB / LSB instruction. And the Column Address counter is independent of page address register. ADC select instruction makes it possible to invert the relationship between the Column Address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing ADC select instruction. Refer to the following figure 11. SEG output Column address [Y7:Y0] Display data LCD panel display ( ADC = 0 ) SEG 1 00H 1 SEG 2 01H 0 SEG 3 02H 1 SEG 4 03H 0 ... ... ... ... ... ... SEG 129 80H 1 SEG 130 81H 1 SEG 131 82H 0 SEG 132 83H 0 LCD panel display ( ADC = 1 ) ... ... Figure 11. The Relationship between the Column Address and the Segment Outputs Segment Control Circuit This circuit controls the display data by the Display ON / OFF, Reverse display ON / OFF and entire display ON / OFF instructions without changing the data in the display data RAM. 19 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Page Address DB3 DB2 DB1 DB0 Data DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH COM Output COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 COM25 COM26 COM27 COM28 COM29 COM30 COM31 COM32 COM33 COM34 COM35 COM36 COM37 COM38 COM39 COM40 COM41 COM42 COM43 COM44 COM45 COM46 COM47 COM48 COM49 COM50 COM51 COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM61 COM62 COM63 COM64 COMS 0 0 0 0 Page0 0 0 1 0 Page2 0 0 1 1 Page3 Start 0 1 0 0 Page4 0 1 0 1 Page5 0 1 1 0 Page6 1 0 0 0 Page8 00 01 02 03 04 05 83 82 81 80 7F 7E SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 Column Address ADC=0 ADC=1 ------------- 7E 7F 80 81 82 83 05 04 03 02 01 00 SEG127 SEG128 SEG129 SEG130 SEG131 SEG132 LCD Output When the initial display line address is 1C[HEX] Figure 12. Display Data RAM Map 20 1/33 Duty 0 1 1 1 Page7 1/49 Duty 0 0 0 1 Page1 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD LCD DISPLAY CIRCUITS Oscillator This is completely on-chip oscillator and its frequency is nearly independent of VDD. This oscillator signal is used in the voltage converter and display timing generation circuit. * Test condition: Temperature: 25C & 85C, TEMPS="L", No load VDD vs. f osc 7.00 6.00 5.00 fosc 4.00 [kHz] 3.00 2.00 1.00 0.00 2.4 2.7 3.0 3.3 3.6 VDD [V] Figure 13. VDD vs. fOSC Display Timing Generator Circuit This circuit generates some signals to be used for displaying LCD. The display clock, CL, generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock (CL) and the 1 32-bit display data is latched by the display data latch circuit in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal(M) which enables the LCD driver to make a AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. Driving 2-frame AC driver waveform and internal timing signal are shown in figure 14. In a multiple-chip configuration, the slave chip requires the M, CL and DISP signals from the master. Table 11 shows the M, CL, and DISP status. Table 11. Master and Slave Timing Signal Status Operation mode Master Slave Oscillator ON (internal clock used) OFF (external clock used) M Output Output Input CL Output Input Input DISP Output Output Input 4.0 4.5 5.0 5.5 1/33 Duty (25 C) 1/49 Duty (25 C) 1/65 Duty (25 C) 1/33 Duty (85 C) 1/49 Duty (85 C) 1/65 Duty (85 C) 21 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 64 65 1 2 3 4 5 6 7 8 9 10 11 12 58 59 60 61 62 63 64 65 1 2 3 4 5 6 CL M V0 V1 V2 V3 V4 VSS V0 V1 V2 V3 V4 VSS V0 V1 V2 V3 V4 VSS COM1 COM2 SEGn Figure 14. 2-frame AC Driving Waveform (Duty ratio = 1/65) Common Output Control Circuit This circuit controls the relationship between the number of common output and specified duty ratio. SHL Select Instruction specifies the scanning direction of the common output pins. Table 12. The Relationship between Duty Ratio and Common Output Duty 1/33 1/49 1/65 SHL 0 1 0 1 0 1 Common output pins COM[1:16] COM[17:24] COM[25:40] *NC *NC *NC *NC COM[1:64] COM[64:1] COM[41:48] COM[49:64] COMS COMS COMS COMS *NC: No Connection COM[1:16] COM[32:17] COM[1:24] COM[48:25] COM[17:32] COM[16:1] COM[25:48] COM[24:1] 22 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD LCD DRIVER CIRCUIT This driver circuit is configured by 66-channel common drivers (including 2 COMS channels) and 132-channel segment drivers. This LCD panel driver voltage depends on the combination of display data and M signal. COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 VDD M V SS V0 V1 V2 COM1 V3 V4 VSS V0 V1 V2 COM2 V3 V4 V SS V0 V1 V2 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 S E G 1 S E G 2 S E G 3 S E G 4 S E G 5 COM3 V3 V4 V SS V0 V1 V2 SEG1 V3 V4 VSS V0 V1 V2 SEG2 V3 V4 VSS V0 V1 V2 SEG3 V3 V4 VSS Figure 15. Segment and Common Timing 23 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 POWER SUPPLY CIRCUITS The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are valid only in master operation and controlled by power control instruction. For details, refers to "Instruction Description". Table 13 shows the referenced combinations in using power supply circuits. Table 13. Recommended Power Supply Combinations User setup Only the internal power supply circuits are used Only the voltage regulator circuits and voltage follower circuits are used Only the voltage follower circuits are used Only the external power supply circuits are used Power control (VC VR VF) 111 V/C circuits ON V/R circuits ON V/F circuits ON VOUT V0 V1 to V4 Open Open Open 011 OFF ON ON External input Open Open 001 000 OFF OFF OFF OFF ON OFF Open Open External input External input Open External input 24 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Voltage Converter Circuits These circuits boost up the electric potential between VDD and VSS to 2, 3, 4 or 5 times toward positive side and boosted voltage is outputted from VOUT pin. [C1 = 1.0 to 4.7 F] VDD VDD VOUT C3+ C3 C2+ C2 C1+ C1 DCDC5B VSS GND + C1 VDD VDD VOUT C3+ C3 C2+ C2 C1+ C1 DCDC5B VSS GND C1 + VOUT = 3 x VDD + - VOUT = 2 x VDD C1 VDD VDD VSS + C1 + C1 VDD VDD VSS Figure 16. Two Times Boosting Circuit Figure 17. Three Times Boosting Circuit VDD VDD VOUT C3+ C3 C2+ C2 C1+ C1 DCDC5B VSS GND VSS + + C1 C1 VOUT = 4 x VDD VDD VDD VOUT C3+ C3 C2+ C2 C1+ C1 DCDC5B VSS GND GND + + C1 + C1 + C1 C1 VOUT = 5 x VDD + C1 + C1 VDD VDD V DD VSS Figure 18. Four Times Boosting Circuit Figure 19. Five Times Boosting Circuit 25 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Voltage Regulator Circuits The function of the internal Voltage Regulator circuits is to determine liquid crystal operating voltage, V0, by adjusting resistors, Ra and Rb, within the range of |V0| < |VOUT|. Because VOUT is the operating voltage of operational-amplifier circuits shown in figure 20, it is necessary to be applied internally or externally. For the Eq. 1, we determine V0 by Ra, Rb and VEV. The Ra and Rb are connected internally or externally by INTRS pin. And VEV called the voltage of electronic volume is determined by Eq. 2, where the parameter is the value selected by instruction, "Set Reference Voltage Register", within the range 0 to 63. VREF voltage at Ta = 25C is shown in table 14-1. Rb V0 = ( 1 + ) x VEV [V] ------ (Eq. 1) Ra (63 - ) VEV = ( 1 - ) x VREF [V] ------ (Eq. 2) 300 Table 14-1. VREF Voltage at Ta = 25 C TEMPS L H Temp. coefficient -0.05% / C -0.2% / C Table 14-2. Reference Voltage Parameters () SV5 0 0 : : 1 1 SV4 0 0 : : 1 1 SV3 0 0 : : 1 1 SV2 0 0 : : 1 1 SV1 0 0 : : 1 1 SV0 0 1 : : 0 1 Reference voltage parameter () 0 1 : : 62 63 VREF [V] 2.0 2.0 26 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD VOUT + V EV Rb VR V0 Ra V SS GND Figure 20. Internal Voltage Regulator Circuit 27 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 In Case of Using Internal Resistors, Ra and Rb (INTRS = "H") When INTRS pin is "H", resistor Ra is connected internally between VR pin and VSS, and Rb is connected between V0 and VR. We determine V0 by two instructions, "Regulator Resistor Select" and "Set Reference Voltage". Table 15. Internal Rb / Ra Ratio depending on 3-bit Data (R2 R1 R0) 3-bit data settings (R2 R1 R0) 000 1+(Rb / Ra) 1.90 001 2.19 010 2.55 011 3.02 100 3.61 101 4.35 110 5.29 111 6.48 The following figure shows V0 voltage measured by adjusting internal regulator resistor ratio (Rb / Ra) and 6-bit electronic volume registers for each temperature coefficient at Ta = 25 C. 14.00 12.00 10.00 V0 8.00 [V] 6.00 4.00 2.00 0.00 0 8 16 24 32 40 48 56 Electronic volume level Figure 21. Electronic Volume Level (1 1 1) (1 1 0) (1 0 1) (1 0 0) (0 1 1) (0 1 0) (0 0 1) (0 0 0) 28 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD In Case of Using External Resistors, Ra and Rb. (INTRS = "L") When INTRS pin is "L", it is necessary to connect external regulator resistor Ra between VR and VSS, and Rb between V0 and VR. Example: For the following requirements 1. LCD driver voltage, V0 = 10V 2. 6-bit reference voltage register = (1, 0, 0, 0, 0, 0) 3. Maximum current flowing Ra, Rb = 1 uA From Eq. 1 Rb 10 = ( 1 + ) x VEV [V] ------ (Eq. 3) Ra From Eq. 2 (63 - 32) VEV = ( 1 - ) x 2.0 = 1.79 [V] ------ (Eq. 4) 300 From requirement 3. 10 = 1 [uA] ------ (Eq. 5) Ra + Rb From equations Eq. 3, 4 and 5 Ra = 1.79 [M] Rb = 8.21 [M] The following table shows the range of V0 depending on the above requirements. Table 16. V0 Depending on Electronic Volume Level Electronic volume level 0 V0 8.83 ....... ....... 32 10.00 ....... ....... 63 11.17 29 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Voltage Follower Circuits VLCD voltage (V0) is resistively divided into four voltage levels (V1, V2, V3 and V4) and those output impedance are converted by the Voltage Follower for increasing drive capability. The following table shows the relationship between V1 to V4 level and each duty ratio. Table 17. The Relationship between V1 to V4 level and Duty Ratio Duty Ratio 1/33 1/49 1/65 DUTY1 L L H DUTY0 L H L/H LCD Bias 1/5 1/6 1/6 1/8 1/7 1/9 V1 (4/5) x V0 (5/6) x V0 (5/6) x V0 (7/8) x V0 (6/7) x V0 (8/9) x V0 V2 (3/5) x V0 (4/6) x V0 (4/6) x V0 (6/8) x V0 (5/7) x V0 (7/9) x V0 V3 (2/5) x V0 (2/6) x V0 (2/6) x V0 (2/8) x V0 (2/7) x V0 (2/9) x V0 V4 (1/5) x V0 (1/6) x V0 (1/6) x V0 (1/8) x V0 (1/7) x V0 (1/9) x V0 30 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD REFERECE CIRCUIT EXAMPLES When using internal regulator resistors VD D C1 MS INTRS When not using internal regulator resistors VD D C1 C1 C1 C1 Ra C2 C2 C2 C2 C2 VSS + + + + + Rb V0 V1 V2 V3 V4 MS VOUT C3+ C3C2+ C2C1+ C1VR INTRS VSS C1 C1 C1 VOUT C3+ C3C2+ C2C1+ C1VR C2 C2 C2 C2 C2 VSS - + + + + + V0 V1 V2 V3 V4 Figure 22. When Using all LCD Power Circuits (4-Time V/C: ON, V/R: ON, V/F: ON) When using internal regulator resistors V DD MS INTRS When not using internal regulator resistors V DD MS INTRS VSS External Power Supply VOUT C3+ C3C2+ C2C1+ C1VR External Power Supply VOUT C3+ C3C2+ C2C1+ C1- Ra C2 C2 C2 C2 C2 VSS - C2 C2 C2 C2 C2 VSS - + + + + + V0 V1 V2 V3 V4 VR + Rb V0 + V1 + V2 + V3 + V4 Figure 23. When Using some LCD Power Circuits (V/C: OFF, V/R: ON, V/F: ON) 31 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 VD D MS INTRS External Power Supply C2 C2 C2 C2 C2 VS S + + + + + VOUT C3+ C3C2+ C2C1+ C1VR V0 V1 V2 V3 V4 Figure 24. When Using some LCD Power Circuits (V/C: OFF, V/R: OFF, V/F: ON) VD D MS INTRS VOUT C3+ C3C2+ C2C1+ C1VR External Power Supply VS S V0 V1 V2 V3 V4 Value of external Capacitance Item C1 C2 Value 1.0 to 4.7 0.47 to 1.0 Unit F Figure 25. When Not Using any Internal LCD Power Supply Circuits (V/C: OFF, V/R: OFF, V/F: OFF) 32 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD RESET CIRCUIT Setting RESETB to "L" or Reset instruction can initialize internal function. When RESETB becomes "L", following procedure is occurred. Display ON / OFF: OFF Entire display ON / OFF: OFF (normal) ADC select: OFF (normal) Reverse display ON / OFF: OFF (normal) Power control register (VC, VR, VF) = (0, 0, 0) LCD bias ratio: 1/7 (1/65 duty), 1/6 (1/49 duty), 1/5 (1/33 duty) Read-modify-write: OFF SHL select: OFF (normal) Static indicator mode: OFF Static indicator register: (S1, S0) = (0, 0) Display start line: 0 (first) Column address: 0 Page address: 0 Regulator resistor select register: (R2, R1, R0) = (0, 0, 0) Reference voltage set: OFF Reference voltage control register: (SV5, SV4, SV3, SV2, SV1, SV0) = (1, 0, 0, 0, 0, 0) When RESET instruction is issued, following procedure is occurred. Read-modify-write: OFF Static indicator mode: OFF Static indicator register: (S1, S0) = (0, 0) SHL select: 0 Display start line: 0 (first) Column address: 0 Page address: 0 Regulator resistor select register: (R2, R1, R0) = (0, 0, 0) Reference voltage set: OFF Reference voltage control register: (SV5, SV4, SV3, SV2, SV1, SV0) = (1, 0, 0, 0, 0, 0) While RESETB is "L" or Reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB4. After DB4 becomes "L", any instruction can be accepted. RESETB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESETB is essential before used. 33 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 INSTRUCTION DESCRIPTION Table 18. Instruction Table x : Don't care Instruction Read display data Write display data Read status Display ON / OFF Initial display line Set reference voltage mode Set reference voltage register Set page address Set column address MSB Set column address LSB RS 1 1 0 0 0 0 0 0 0 0 RW 1 0 1 0 0 0 0 0 0 0 BS UY 1 0 1 x 1 0 0 ADC 0 1 0 x 0 0 0 ON/OFF 1 ST5 0 SV5 1 0 0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Description Read data from DDRAM Write data into DDRAM Read data Write data RESETB 0 ST4 0 SV4 1 1 0 0 1 ST3 0 SV3 P3 Y7 Y3 0 1 ST2 0 SV2 P2 Y6 Y2 0 1 ST1 0 SV1 P1 Y5 Y1 0 DO N ST0 1 SV0 P0 Y4 Y0 Read the internal status Turn on/off LCD panel When DON = 0: display OFF When DON = 1: display ON Specify DDRAM line for COM1 Set reference voltage Mode Set reference voltage register Set page address Set column address MSB Set column address LSB Select SEG output direction When ADC = 0: normal direction (SEG1SEG132) When ADC = 1: reverse direction (SEG132SEG1) Select normal / reverse display When REV = 0: normal display When REV = 1: reverse display Select normal / entire display ON When EON = 0: normal display. When EON = 1: entire display ON Select LCD bias Set modify-read mode Release modify-read mode Initialize the internal functions Select COM output direction When SHL = 0: normal direction (COM1COM64) When SHL = 1: reverse direction (COM64COM1) Control power circuit operation Select internal resistance ratio of the regulator resistor Set static indicator mode Set static indicator register Compound instruction of display OFF and entire display ON Don't use this instruction. ADC select 0 0 1 0 1 0 0 0 0 ADC Reverse display ON / OFF 0 0 1 0 1 0 0 1 1 REV Entire display ON / OFF LCD bias select Set modify-read Reset modify-read Reset 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 1 1 EON BIAS 0 0 0 SHL select 0 0 1 1 0 0 SHL x x x Power control Regulator resistor select Set static indicator mode Set static indicator register Power save Test instruction "x" : don't care 0 0 0 0 0 0 0 0 0 0 0 0 1 x 1 0 0 0 x 1 1 1 1 x 1 0 0 0 x 1 1 0 1 x x VC R2 1 x x VR R1 0 S1 x VF R0 SM S0 x 34 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Read Display Data 8-bit data from Display Data RAM specified b the column address and page address can be read by this y instruction. As the column address is increased by 1 automatically after each this instruction, the microprocessor can continuously read data from the addressed page. A dummy read is required after loading an address into the column address register. Display Data cannot be read through the serial interface. RS 1 Write Display Data 8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. RS 1 RW 0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 RW 1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Read data Write data Set Page Address Set Column Address Data Write Column = Column + 1 YES Set Page Address Set Column Address Dummy Data Read Column = Column + 1 Data Read Column = Column + 1 YES Data Write Continue ? NO Optional Status Data Read Continue ? NO Optional Status Figure 26. Sequence for Writing Display Data Figure 27. Sequence for Reading Display Data 35 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Read Status Indicates the internal status of the S6B1713. RS 0 RW 1 DB7 BUSY DB6 ADC DB5 ON / OFF DB4 RESETB DB3 0 DB2 0 DB1 0 DB0 0 Flag BUSY Description The device is busy when internal operation or reset. Any instruction is rejected until BUSY goes Low. 0: chip is active, 1: chip is being busy. Indicates the relationship between RAM column address and segment driver. 0: reverse direction (SEG132 SEG1), 1: normal direction (SEG1 SEG132) Indicates display ON / OFF status 0: display ON, 1: display OFF Indicates the initialization is in progress by RESETB signal. 0: chip is active, 1: chip is being reset. ADC ON / OFF RESETB Display ON / OFF Turns the display ON or OFF RS RW DB7 1 DB6 0 DB5 1 DB4 0 DB3 1 DB2 1 DB1 1 DB0 DON 0 0 DON = 1: display ON DON = 0: display OFF Initial Display Line Sets the line address of display RAM to determine the Initial Display Line. The RAM display data is displayed at the top row (COM1 when SHL = L, COM64 when SHL = H) of LCD panel. RS 0 ST5 0 0 : 1 1 RW 0 ST4 0 0 : 1 1 DB7 0 ST3 0 0 : 1 1 DB6 1 ST2 0 0 : 1 1 DB5 ST5 ST1 0 0 : 1 1 DB4 ST4 ST0 0 1 : 0 1 DB3 ST3 DB2 ST2 DB1 ST1 DB0 ST0 Line address 0 1 : 62 63 36 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Reference Voltage Select Consists of 2-byte instruction st nd The 1 instruction sets reference voltage mode, the 2 one updates the contents of reference voltage register. After second instruction, reference voltage mode is released. The 1 Instruction: Set Reference Voltage Select Mode RS 0 The 2 nd st RW 0 DB7 1 DB6 0 DB5 0 DB4 0 DB3 0 DB2 0 DB1 0 DB0 1 Instruction: Set Reference Voltage Register RW 0 SV4 0 0 : : 1 1 DB7 x SV3 0 0 : : 1 1 DB6 x SV2 0 0 : : 1 1 DB5 SV5 SV1 0 0 : : 1 1 DB4 SV4 SV0 0 1 : : 0 1 DB3 SV3 DB2 SV2 DB1 SV1 DB0 SV0 RS 0 SV5 0 0 : : 1 1 Reference voltage parameter () 0 1 : : 62 63 Setting Reference Voltage Start 1st Instruction for Mode Setting nd 2 Instruction for Register Setting Setting Reference Voltage End Figure 28. Sequence for Setting the Reference Voltage 37 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Set Page Address Sets the Page Address of display data RAM from the microprocessor into the Page Address register. Any RAM data bit can be accessed when its Page Address and column address are specified. Along with the column address, the Page Address defines the address of the display RAM to write or read display data. Changing the Page Address doesn't effect to the display status. RS 0 P3 0 0 : 0 1 RW 0 P2 0 0 : 1 0 DB7 1 P1 0 0 : 1 0 DB6 0 P0 0 1 : 1 0 DB5 1 DB4 1 DB3 P3 Page 0 1 : 7 8 DB2 P2 DB1 P1 DB0 P0 Set Column Address Sets the Column Address of display RAM from the microprocessor into the Column Address register. Along with the Column Address, the Column Address defines the address of the display RAM to write or read display data. When the microprocessor reads or writes display data to or from display RAM, column addresses are automatically increased. Set Column Address MSB RS 0 RW 0 DB7 0 DB6 0 DB5 0 DB4 1 DB3 Y7 DB2 Y6 DB1 Y5 DB0 Y4 Set Column Address LSB RS RW DB7 0 Y7 0 0 : 1 1 0 Y6 0 0 : 0 0 0 Y5 0 0 : 0 0 DB6 0 Y4 0 0 : 0 0 DB5 0 Y3 0 0 : 0 0 DB4 0 Y2 0 0 : 0 0 DB3 Y3 Y1 0 0 : 1 1 DB2 Y2 Y0 0 1 : 0 1 DB1 Y1 DB0 Y0 Column address 0 1 : 130 131 38 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD ADC Select Changes the relationship between RAM column address and segment driver. The direction of segment driver output pins can be reversed by software. This makes IC layout flexible in LCD module assembly. RS 0 RW 0 DB7 1 DB6 0 DB5 1 DB4 0 DB3 0 DB2 0 DB1 0 DB0 ADC ADC = 0: normal direction (SEG1 SEG132) ADC = 1: reverse direction (SEG132 SEG1) Reverse Display ON / OFF Reverses the display status on LCD panel without rewriting the contents of the display data RAM. RS 0 REV 0 (normal) 1 (reverse) Entire Display ON / OFF Forces the whole LCD points to be turned on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held. This instruction has priority over the reverse display ON / OFF instruction. RS RW DB7 DB6 0 DB5 1 DB4 0 DB3 0 DB2 1 DB1 0 DB0 EON RW 0 DB7 1 DB6 0 DB5 1 DB4 0 DB3 0 DB2 1 DB1 1 DB0 REV RAM bit data = "1" LCD pixel is illuminated LCD pixel is not illuminated RAM bit data = "0" LCD pixel is not illuminated LCD pixel is illuminated 0 0 1 EON = 0: normal display EON = 1: entire display ON Select LCD Bias Selects LCD bias ratio of the voltage required for driving the LCD. RS 0 RW 0 DB7 1 DB6 0 DB5 1 DB4 0 DB3 0 LCD bias Bias = 0 1/5 1/6 1/7 Bias = 1 1/6 1/8 1/9 DB2 0 DB1 1 DB0 Bias Duty ratio 1/33 1/49 1/65 DUTY1 0 0 1 DUTY0 0 1 0/1 39 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Set Modify-Read This instruction stops the automatic increment of the column address by the read display data instruction, but the column address is still increased by the write display data instruction. And it reduces the load of microprocessor when the data of a specific area is repeatedly changed during cursor blinking or others. This mode is canceled by the reset Modify-read instruction. RS 0 Reset Modify-Read This instruction cancels the Modify-read mode, and makes the column address return to its initial value just before the set Modify-read instruction is started. RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 1 DB2 1 DB1 1 DB0 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 0 DB2 0 DB1 0 DB0 0 Set Page Address Set Column Address (N) Set Modify-Read Dummy Read Data Read Data Process Data Write NO Change Complete ? YES Reset Modify-Read Return Column Address (N) Figure 29. Sequence for Cursor Display 40 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Reset This instruction resets initial display line, column address, page address, and common output status select to their initial status, but dose not affect the contents of display data RAM. This instruction cannot initialize the LCD power supply which is initialized by the RESETB pin. RS 0 SHL Select COM output scanning direction is selected by this instruction which determines the LCD driver output status. RS 0 RW 0 DB7 1 DB6 1 DB5 0 DB4 0 DB3 SHL DB2 x DB1 x DB0 x x : Don't care RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 0 DB2 0 DB1 1 DB0 0 SHL = 0: normal direction (COM1 COM64) SHL = 1: reverse direction (COM64 COM1) Power control Selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously. RS 0 RW 0 DB7 0 DB6 0 DB5 1 DB4 0 DB3 1 DB2 VC DB1 VR DB0 VF VC 0 1 VR VF Status of internal power supply circuits Internal voltage converter circuit is OFF Internal voltage converter circuit is ON 0 1 0 1 Internal voltage regulator circuit is OFF Internal voltage regulator circuit is ON Internal voltage follower circuit is OFF Internal voltage follower circuit is ON 41 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Regulator Resistor Select Selects resistance ratio of the internal resistor used in the internal voltage regulator. See voltage regulator section in power supply circuit. Refer to the table 15. RS 0 R2 0 0 0 0 1 1 1 1 RW 0 R1 0 0 1 1 0 0 1 1 DB7 0 R0 0 1 0 1 0 1 0 1 DB6 0 DB5 1 DB4 0 DB3 0 1 + (Rb / Ra) 1.90 2.19 2.55 3.02 3.61 4.35 5.29 6.48 DB2 R2 DB1 R1 DB0 R0 Set Static Indicator State Consists of two bytes instruction. The first byte instruction (set Static Indicator mode) enables the second byte instruction (set Static Indicator register) to be valid. The first byte sets the static indicator ON / OFF. When it is on, the second byte updates the contents of static indicator register without issuing any other instruction and this static indicator state is released after setting the data of indicator register. The 1 Instruction: Set Static Indicator Mode (ON / OFF) RS RW DB7 DB6 0 DB5 1 DB4 0 DB3 1 DB2 1 DB1 0 DB0 SM 0 0 1 SM = 0: static indicator OFF SM = 1: static indicator ON The 2 nd st Instruction: Set Static Indicator Register RW 0 DB7 x S0 0 1 0 1 DB6 x DB5 x DB4 x DB3 x DB2 x DB1 S1 DB0 S0 RS 0 S1 0 0 1 1 Status of static indicator output OFF ON (about 1 second blinking) ON (about 0.5 second blinking ) ON (always ON) 42 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Power Save (Compound Instruction) If the entire display ON / OFF instruction is issued during the display OFF state, S6B1713 enters the Power Save status to reduce the power consumption to the static power consumption value. According to the status of static indicator mode, power save is entered to one of two modes (sleep and standby mode). When static indicator mode is ON, standby mode is issued, when OFF, sleep mode is issued. Power Save mode is released by the display ON and entire display OFF instruction. Static Indicator OFF Static Indicator ON Power Save (Compound Instruction) [Display OFF] [Entire Display ON] Sleep Mode [Oscillator Circuit: OFF] [LCD Power Supply Circuit: OFF] [All COM / SEG Outputs: VSS] [Consumption Current: < 2 A] Standby Mode [Oscillator Circuit: ON] [LCD Power Supply Circuit: OFF] [All COM/SEG Outputs: VSS] [Consumption Current: < 10 A] Power Save OFF (Compound Instruction) [Entire Display OFF] [Static Indicator ON] [Display ON] Power Save OFF (Compound Instruction) [Entire Display OFF] [Display ON] Release Sleep Mode Release Standby Mode Figure 30. Power Save Routine 43 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Referential Instruction Setup Flow (1) User System Setup by External Pins Start of Initialization Power ON (VDD - VSS) with Keeping the RESETB Pin = " L" Waiting for Stabilizing the Power RESETB Pin = "H" User Application Setup by Internal Instructions [ADC Select] [SHL Select] [LCD Bias Select] Turn On the Voltage Converter by Internal Instructions [Power Control: VC=1, VR=0, VF=0] Waiting for 50% rising of VOUT Turn On the Voltage Regulator by Internal Instructions [Power Control: VC=1, VR=1, VF=0] Waiting for 1ms Turn On the Voltage Follower by Internal Instructions [Power Control: VC=1, VR=1, VF=1] Set the LCD Operating Voltage by Internal Instructions [Regulator Resistor Select] [Reference Voltage Register Set] Waiting for Stabilizing the LCD Power Levels End of Initialization Figure 31. Initializing with the Built-in Power Supply Circuits 44 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Referential Instruction Setup Flow (2) User System Setup by External pins Start of initialization Power On ( VDD - VSS ) with keeping the RESETB pin = " L" Waiting for stabilizing the power RESETB pin = " H" Set Power Save User Application Setup by Internal Instructions [ADC Select] [SHL Select] [LCD Bias Select] Set the LCD Operating Voltage by Internal Instructions [Regulator Resistor Select] [Reference Voltage Register Set] Release Power Save Waiting for Stabilizing the LCD Power Levels End of Initialization Figure 32. Initializing without the Built-in Power Supply Circuits 45 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Referential Instruction Setup Flow (3) End of Initialization Display Data RAM Addressing by Instruction [Initial Display Line] [Set Page Address] [Set Column Address] Write Initial Display data Turn Display ON by Instruction [Display ON/OFF: DON=1] End of Data Display Figure 33. Data Displaying 46 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Referential Instruction Setup Flow (4) Optional Status Turn Display OFF by Instruction [Display ON/OFF: DON=0] Turn Off the Voltage Regulator by Internal Instructions [Power Control: VC=1, VR=0, VF=1] Waiting for 50ms Turn Off the Voltage Follower by Internal Instructions [Power Control: VC=1, VR=0, VF=0] Waiting for 1ms Turn Off the Voltage Converter by Internal Instructions [Power Control: VC=0, VR=0, VF=0] Waiting for 1ms Power OFF (V DD - VSS) Figure 34. Power OFF 47 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS Table 19. Absolute Maximum Ratings Parameter Supply voltage range Input voltage range Operating temperature range Storage temperature range Symbol VDD VLCD VIN TOPR TSTR Rating -0.3 to +7.0 -0.3 to +17.0 -0.3 to VDD +0.3 -40 to +85 -55 to +125 Unit V V V C C NOTES: 1. VDD and VLCD are based on VSS = 0V. 2. Voltages V0 V1 V2 V3 V4 VSS must always be satisfied. (VLCD = V0 - VSS) 3. If supply voltage exceeds its absolute maximum range, this LSI may be damaged permanently. It is desirable to use this LSI under electrical characteristic conditions during general operation. Otherwise, this LSI may malfunction or reduced LSI reliability may result. 48 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD DC CHARACTERISTICS Table 20. DC Characteristics (VSS = 0V, VDD = 2.4 to 5.5V, Ta = -40 to 85C) Item Operating voltage (1) Operating voltage (2) Input voltage Output voltage High Low High Low Symbol VDD V0 VIH VIL VOH VOL IIL IOZ RON fOSC fCL fOSC fCL IOH = -0.5mA IOL = 0.5mA VDD = 3.0V VIN = VDD or VSS VIN = VDD or VSS Ta = 25C, V0 = 8V VDD = 3.0V Ta = 25C Duty ratio = 1/65, 1/33 VDD = 3.0V Ta = 25C Duty ratio = 1/49 x2 Voltage converter input voltage VDD x3 x4 x5 Voltage converter output voltage Voltage regulator operating voltage Voltage follower operating voltage Reference voltage VOUT x2 / x3 / x4 / x5 voltage conversion (no-load ) Condition Select by product code Min. 2.4 4.0 0.8VDD VSS 0.8VDD VSS - 1.0 - 3.0 17 4.25 20 3.33 2.4 2.4 2.4 2.4 95 Typ. 2.0 22 5.50 25 4.17 99 Max 5.5 15.0 VDD 0.2VDD VDD 0.2VDD + 1.0 + 3.0 3.0 27 kHz 6.75 30 kHz 5.00 5.5 5.0 3.75 3.0 % VOUT V VDD CL *8 CL *8 A A K *5 *6 SEGn COMn *7 V *4 Unit V V V Pin used VDD *1 V0 *2 *3 Input leakage current Output leakage current LCD driver ON resistance Oscillator frequency (1) Oscillator frequency (2) Internal External Internal External VOUT V0 VREF0 VREF1 VDD = 3.0V Ta = 25C -0.05%/C -0.2%/C 4.0 4.0 1.94 1.94 2.00 2.00 15.0 15.0 2.06 2.06 V V V V VOUT V0 *9 *10 *10 49 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Dynamic Current Consumption (1) when the Built-in Power Circuit is OFF (At Operate Mode) (Ta = 25 C) Item Dynamic current consumption (1) Symbol IDD1 Condition VDD = 3.0V V0 - VSS = 11.0V 1/65 duty ratio Display pattern OFF Min. Typ. Max. Unit Pin used - - 20 *11 Dynamic Current Consumption (2) when the built-in power circuit is ON (At operate mode) (Ta = 25 C) Item Symbol Condition VDD = 3.0V, quad boosting, V0 - VSS = 11.0V, 1/65 duty ratio, Display pattern OFF, Normal power mode IDD2 VDD = 3.0V, quad boosting, V0 - VSS = 11.0V, 1/65 duty ratio, Display pattern checker, Normal power mode Min. Typ. Max. Unit Pin used - 70 100 *12 Dynamic current consumption (2) - 95 160 *12 Current Consumption During Power Save Mode (Ta = 25 C) Item Sleep mode current Standby mode current Symbol IDDS1 IDDS2 Condition VDD = 3.0V During sleep VDD = 3.0V During standby Min. Typ. Max. 2.0 10.0 Unit A A Pin used 50 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Table 21. The Relationship between Oscillation Frequency and Frame Frequency Duty Ratio Item On-chip oscillator circuit is used 1/65 On-chip oscillator circuit is not used External input (fCL) fOSC On-chip oscillator circuit is used 1/49 On-chip oscillator circuit is not used fCL fOSC fM fOSC 4 8 x 65 fCL 2 x 65 fOSC 6 External input (fCL) fOSC On-chip oscillator circuit is used 12 x 49 fCL 2 x 49 fOSC 1/33 On-chip oscillator circuit is not used 8 External input (fCL) 16 x 33 fCL 2 x 33 (fOSC: oscillation frequency, fCL: display clock frequency, fM: LCD AC signal frequency) [* Remark Solves] *1. Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the MPU. *2. In case of external power supply is applied. *3. CS1B, CS2, RS, DB0 to DB7, E_RD, RW_WR, RESETB, MS, MI, PS, INTRS, HPM, TEMPS, BSTS, DCDC5B, CLS, CL, M, DISP pins. *4. DB0 to DB7, M, FRS, DISP, CL pins . *5. CS1B, CS2, RS, DB [7:0], E_RD, RW_WR, RESETB, MS, MI, PS, INTRS, HPM, TEMPS, BSTS, DCDC5B, CLS, CL, M, DISP pins. *6. Applies when the DB [7:0], M, DISP, and CL pins are in high impedance. *7. Resistance value when 0.1[mA] is applied during the ON status of the output pin SEGn or COMn. RON= V / 0.1 [k] (V: voltage change when 0.1[mA] is applied in the ON status.) *8. See table 21 for the relationship between oscillation frequency and frame frequency. *9. The voltage regulator circuit adjusts V0 within the voltage follower operating voltage range *10. On-chip reference voltage source of the voltage regulator circuit to adjust V0. *11,12. Applies to the case where the on-chip oscillation circuit is used and no access is made from the MPU. The current consumption, when the built-in power supply circuit is ON or OFF. The current flowing through voltage regulation resistors (Ra and Rb) is not included. It does not include the current of the LCD panel capacity, wiring capacity, etc. 51 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 REFERENCE DATA IDD1 vs. VDD * Test Condition: Temperature: 25C & 85C, V0 = 11V (External), TEMPS = 'L', 1/65 duty, Normal Power Mode VDD vs. IDD1(Pattern Off) 10.00 9.00 8.00 7.00 6.00 IDD1 5.00 [uA] 4.00 3.00 2.00 1.00 0.00 2.4 2.7 3.0 3.3 3.6 VDD [V] 4.0 4.5 5.0 5.5 11.0V, 1/65 Duty (25C) 11.0V, 1/65 Duty (85C) Figure 35. Display Pattern is OFF 52 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD IDD2 vs. VDD * Test Condition: Temperature: 25C & 85C, 1/65 duty, Quad Boosting, RR = 6, EV = 32 VDD vs. IDD2 (Pattern Off) 80.00 70.00 60.00 50.00 IDD2 40.00 [uA] 30.00 20.00 10.00 0.00 2.4 2.7 3.0 3.3 3.6 4.0 4.5 5.0 V DD [V] 1/65 Duty (25C) 1/65 Duty (85C) Figure 36. Display Pattern is OFF VDD vs. IDD2 (Checker Pattern) 180.00 160.00 140.00 120.00 IDD2 100.00 [uA] 80.00 60.00 40.00 20.00 0.00 2.4 2.7 3.0 3.3 3.6 4.0 4.5 5.0 VDD [V] 1/65 Duty (25C) 1/65 Duty (85C) Figure 37. Display Pattern is Checker 53 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 AC CHARACTERISTICS Read / Write Characteristics (8080-series MPU) RS tAS80 CS1B (CS2) tPW L80(R), /RD, /WR 0.9VDD 0.1VDD tDS80 DB0 to DB7 (Write) tACC80 DB0 to DB7 (Read) ** tPWL80(W) and tPWL80(R) is specified in the overlapped period when CS1B is low (CS2 is high) and /WR(/RD) is low. Figure 38. Read / Write Characteristics (8080-series MPU) tOD80 tDH80 tPWL80(W) tCY80 tPWH80(R), tPW H80(W) tAH80 54 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Item Address setup time Address hold time System cycle time Enable Pulse Read Low width Write Enable Pulse Read High width Write Data setup time Data hold time Read access time Output disable time Signal RS /WR, /RD /WR, /RD /WR, /RD DB7 To DB0 Symbol tAS80 tAH80 tCY80 tPWL80 (R) tPWL80 (W) tPWH80 (R) tPWH80 (W) tDS80 tDH80 tACC80 tOD80 Min. 13 17 400 125 55 245 315 35 13 10 Typ. - (VDD = 2.4 to 3.6V, Ta = -40 to +85C) Max. Unit Remark 125 90 ns ns ns ns ns ns ns ns CL = 100 pF (VDD = 4.5 to 5.5V, Ta = -40 to +85C) Item Signal Symbol Min. Typ. Max. Unit Remark Address setup time tAS80 10 RS ns Address hold time tAH80 10 System cycle time /WR, /RD tCY80 160 ns Enable Pulse Read tPWL80 (R) 65 ns /WR, /RD Low width Write tPWL80 (W) 25 ns Enable Pulse Read tPWH80 (R) 65 ns /WR, /RD High width Write tPWH80 (W) 105 ns Data setup time tDS80 18 DB7 ns Data hold time tDH80 10 To Read access time tACC80 65 DB0 ns CL = 100 pF Output disable time tOD80 10 45 Note The input signal rising time and falling time (tr, tf) is specified at 15ns or less. Or (tr + tf) < (tCY80 - tPWL80 (W) - tPWH80 (W) ) for write, (tr + tf) < (tCY80 - tPWL80 (R) - tPWH80 (R)) for read 55 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Read / Write Characteristics (6800-series Microprocessor) RS,RW tAS68 CS1B (CS2) tPWH68(R), tPWH68(W) E 0.1V DD 0.9V DD tDS68 DB0 to DB7 (Write) DB0 to DB7 (Read) tACC68 tOD68 tDH68 tCY68 tPW L68(R), tPW L68(W) tAH68 ** tPWH68(W) and tPWH68(R) is specified in the overlapped period when CS1B is low (CS2 is high) and E is high. Figure 39. Read / Write Characteristics (6800-series Microprocessor) 56 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Item Address setup time Address hold time System cycle time Enable Pulse Low Width Enable Pulse High Width Read Write Read Write Signal RS,RW E E E DB7 To DB0 Symbol tAS68 tAH68 tCY68 tPWL68 (R) tPWL68 (W) tPWH68 (R) tPWH68 (W) tDS68 tDH68 tACC68 tOD68 Min. 13 17 400 125 55 245 315 35 13 10 Typ. - (VDD = 2.4 to 3.6V, Ta = -40 to +85C) Max. Unit Remark 125 90 ns ns ns ns ns ns CL = 100 pF Data setup time Data hold time Access time Output disable time Item Address setup time Address hold time System cycle time Enable Pulse Low Width Enable Pulse High Width Read Write Read Write Signal RS,RW E E E Symbol tAS68 tAH68 tCY68 tPWL68 (R) tPWL68 (W) tPWH68 (R) Min. 10 10 160 65 25 65 Typ. - (VDD = 4.5 to 5.5V, Ta = -40 to +85C) Max. Unit Remark ns ns ns ns tPWH68 (W) 105 Data setup time tDS68 18 DB7 ns Data hold time tDH68 10 To Access time tACC68 65 DB0 ns CL = 100 pF Output disable time tOD68 10 45 Note: 1. The input signal rising time and falling time (tr, tf) is specified at 15ns or less. Or (tr + tf) < (tCY68 - tPWL68 (W) - tPWH68 (W) ) for write, (tr + tf) < (tCY68 - tPWL68 (R) - tPWH68 (R)) for read. 57 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Serial Interface Characteristics tCSS CS1B (CS2 ) tCHS tASS tAHS RS tCYS DB6 ( SCLK ) 0.9V DD 0.1V DD tWLS tDSS DB7 ( SID ) tDHS tWHS Figure 40. Serial Interface Characteristics (VDD = 2.4 to 3.6V, Ta = -40 to +85C) Max. Unit Remark ns Item Serial clock cycle SCLK high pulse width SCLK low pulse width Address setup time Address hold time Data setup time Data hold time CS1B setup time CS1B hold time Signal DB6 (SCLK) RS DB7 (SID) CS1B Symbol tCYS tWHS tWLS tASS tAHS tDSS tDHS tCSS tCHS Min. 450 180 135 90 360 90 90 55 180 Typ. - ns ns ns (VDD = 4.5 to 5.5V, Ta = -40 to +85C) Item Serial clock cycle SCLK high pulse width SCLK low pulse width Address setup time Address hold time Data setup time Data hold time CS1B setup time CS1B hold time Signal DB6 (SCLK) RS DB7 (SID) CS1B Symbol tCYS tWHS tWLS tASS tAHS tDSS tDHS tCSS tCHS Min. 225 90 70 45 180 45 45 25 90 Typ. Max. Unit ns Remark ns ns ns 58 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Reset Input Timing tRW RESETB Figure 41. Reset Input Timing (VDD = 2.4 to 3.6V, Ta = -40 to +85C) Remark Max. Unit ns Item Reset low pulse width Signal RESETB Symbol tRW Min. 900 Typ. - (VDD = 4.5 to 5.5V, Ta = -40 to +85C) Item Reset low pulse width Display Control Output Timing Signal RESETB Symbol tRW Min. 450 Typ. Max. Unit ns Remark tDM CL M Figure 42. Display Control Output Timing (VDD = 2.4 to 3.6V, Ta = -40 to +85C) Remark Max. Unit 70 ns Item M delay time Signal M Symbol tDM Min. - Typ. 13 (VDD = 4.5 to 5.5V, Ta = -40 to +85C) Item M delay time Signal M Symbol tDM Min. Typ. 10 Max. 35 Unit ns Remark 59 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 REFERENCE APPLICATIONS MICROPROCESSOR INTERFACE In Case of Interfacing with 6800-series (PS = "H", MI = "H") 6800-series MPU CS1B CS2 RS E RW DB0 to DB7 RESETB VD D VD D CS1B CS2 RS S6B1713 E_RD RW_WR DB0 to DB7 RESETB MI PS Figure 43. Interfacing with 6800-series (PS = "H", MI = "H") In Case of Interfacing with 8080-series (PS = "H", MI = "L") CS1B CS2 8080-series MPU RS /RD /WR DB0 to DB7 RESETB VSS VD D CS1B CS2 RS S6B1713 E_RD RW_WR DB0 to DB7 RESETB MI PS Figure 44. Interfacing with 8080-series (PS = "H", MI = "L") In Case of Serial Interface (PS = "L", MI = "H/L") CS1B CS2 RS SID SCLK RESETB OPEN V D D or V S S V SS CS1B CS2 RS MPU DB7(SID) DB6(SCLK) S6B1713 RESETB DB0 to DB5 MI PS Figure 45. Serial Interface (PS = "L", MI = "H/L") 60 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD CONNECTIONS BETWEEN S6B1713 AND LCD PANEL Single Chip Configuration (1/65 Duty Configurations) (R) (R) 64 x 132 pixels (R) 64 x 132 pixels (R) SEG1 COM32 : COM1 COMS ........... SEG132 COMS COM64 : COM33 SEG132 COMS COM64 : COM33 ........... SEG1 COM32 : COM1 COMS S6B1713 ( Bottom View ) S6B1713 ( Top View ) Figure 46. SHL = 0, ADC = 0 Figure 47. SHL = 0, ADC = 1 COMS COM1 : COM32 S6B1713 ( Top View ) ........... COM33 : COM64 COMS COM33 : COM64 COMS S6B1713 ( Bottom View ) ............ COMS COM1 : COM32 SEG1 SEG132 SEG132 SEG1 (R) (R) 64 x 132 pixels (R) 64 x 132 pixels (R) Figure 48. SHL = 1, ADC = 0 Figure 49. SHL = 1, ADC = 1 61 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Single Chip Configuration (1/49 Duty Configurations) (R) (R) 48 x 132 pixels (R) 48 x 132 pixels (R) SEG1 COM 24 : COM1 COMS ........... SEG132 COMS COM64 : COM41 SEG132 COMS COM64 : COM 41 ........... SEG1 COM 24 : COM1 COMS S6B1713 ( Bottom View ) S6B1713 ( Top View ) Figure 50. SHL = 0, ADC = 0 Figure 51. SHL = 0, ADC = 1 COMS COM1 : COM 24 S6B1713 ( Top View ) ........... COM41 : COM64 COMS COM41 : COM64 COMS S6B1713 ( Bottom View ) ............ COMS COM1 : COM24 SEG1 SEG132 SEG132 SEG1 (R) (R) 48 x 132 pixels (R) 48 x 132 pixels (R) Figure 52. SHL = 1, ADC = 0 Figure 53. SHL = 1, ADC = 1 62 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD Single Chip Configuration (1/33 Duty Configurations) (R) (R) 32 x 132 pixels (R) 32 x 132 pixels (R) SEG1 COM 16 : COM1 COMS ........... SEG132 COMS COM64 : COM49 SEG132 COMS COM64 : COM 49 ........... SEG1 COM 16 : COM1 COMS S6B1713 ( Bottom View ) S6B1713 ( Top View ) Figure 54. SHL = 0, ADC = 0 Figure 55. SHL = 0, ADC = 1 COMS COM1 : COM 16 S6B1713 ( Top View ) ........... COM49 : COM64 COMS COM49 : COM64 COMS S6B1713 ( Bottom View ) ............ COMS COM1 : COM16 SEG1 SEG132 SEG132 SEG1 (R) (R) 32 x 132 pixels (R) 32 x 132 pixels (R) Figure 56. SHL = 1, ADC = 0 Figure 57. SHL = 1, ADC = 1 63 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 Multiple Chip Configuration 65COM (64COM + 1COMS) x 264SEG (132SEG x 2) (R) 64 x 264 pixels (R) SEG1 COM 32 : COM 1 COM S ............... SEG132 COM S COM 64 : COM 33 SEG1 COM 32 : COM 1 COM S ............... SEG132 COM S COM 64 : COM 33 S6B1713 ( Bottom View ) ( Master ) S6B1713 ( Bottom View ) ( Slave ) Figure 58. SHL = 0, ADC = 0 Connect the following pins of two chips each other - Display clock pins: CL, M - Display control pin: DISP - LCD power pins: V0, V1, V2, V3, V4 COM33 : COM64 COMS S6B1713 ( Bottom View ) ( Master ) ................. COMS COM1 : COM32 COM33 : COM64 COMS S6B1713 ( Bottom View ) ( Slave ) ................. COMS COM1 : COM 32 SEG132 SEG1 SEG132 SEG1 (R) 64 x 264 pixels (R) Figure 59. SHL = 1, ADC = 1 Connect the following pins of two chips each other - Display clock pins: CL, M - Display control pin: DISP - LCD power pins: V0, V1, V2, V3, V4 64 S6B1713 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD - 130COM (128COM + 2COMS) x 132SEG COM33 : COM64 COMS S6B1713 ( Bottom View ) ( Master ) ................. COM S COM 1 : COM 32 SEG132 SEG1 (R) 128 x 132 pixels (R) COM32 : COM1 COMS SEG1 ................. SEG132 COMS COM64 : COM33 S6B1713 ( Bottom View ) ( Slave ) Figure 60. 130COM (128COM + 2COMS) x 132SEG Connect the following pins of two chips each other - Display clock pins: CL, M - Display control pin: DISP - LCD power pins: V0, V1, V2, V3, V4 Common / Segment output direction select - Master chip: SHL = 1, ADC = 1 - Slave chip: SHL = 0, ADC = 0 65 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD S6B1713 TCP PIN LAYOUT (SAMPLE) FRS M CL DISP CS1B CS2 RESETB RS RW_WR E_RD DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DUTY0 DUTY1 MS CLS MI PS VSS VDD VOUT C3+ C3C1+ C1C2+ C2VR V0 V1 V2 V3 V4 BSTS DCDC5B HPM INTRS TEMPS COM33 COM34 COM35 : : : COM46 COM47 COM48 : : : COM62 COM63 COM64 COMS SEG132 SEG131 SEG130 SEG129 : : : : SEG66 SEG65 SEG64 SEG63 : : : : SEG4 SEG3 SEG2 SEG1 COM32 COM31 COM30 : : : COM17 COM16 COM15 : : : COM3 COM2 COM1 COMS S6B1713 Figure 61. TCP Pin Layout (TOP VIEW) 66 |
Price & Availability of S6B1713
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |